PCI-express Optical Receiver, PEXOR

نویسندگان

  • N. Kurz
  • S. Minami
  • W. Ott
  • S. Voltz
چکیده

A PCI Express (PCIe) to optical link interface (PEXOR: Pci-EXpress Optical Receiver) was developed to connect front end boards to standard PCs. The center of the PEXOR is a high performance Lattice FPGA connecting three main components together: 1) A four lane PCIe endpoint device (4*2.5 Gbits/s). 2) Four high speed optical transceivers (4*2 GBits/s, SFP [1]) as inputs for front end electronics. 3) A second generation RLDRAMII, serving as intermediate data buffer between SFPs and PCIe. Its capacity is 576 Mbytes and it can be accessed with up to 1 Gbits/s per pin. Effectively 16 pins are available.

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

PEXOR Linux device driver and DABC integration

A device driver has been developed to apply the PEXOR hardware for Linux OS. It is realized as a char driver kernel module, currently for kernel versions 2.6.27. The driver operations for read() and write() implement PIO to the PEXOR on-board memory. Operation mmap() allocates kernel buffers for DMA operations and maps these to user space addresses. The pexor kernel module manages these buffers...

متن کامل

Circuit Design of PCI Express Retry Mechanisms

TLP retry mechanism is an effective measure of PCI Express to ensure data reliable transmissions. The paper theoretically analyzes reasons for retransmission, operating rules of retransmission and factors affecting the size of retry buffer. On this basis, proposes a circuit structure of implementing TLP retry mechanisms, describing the implementation process of retry management, and conducts fu...

متن کامل

A fully-integrated 12.5-Gb/s 850-nm CMOS optical receiver based on a spatially-modulated avalanche photodetector.

We present a fully integrated 12.5-Gb/s optical receiver fabricated with standard 0.13-µm complementary metal-oxide-semiconductor (CMOS) technology for 850-nm optical interconnect applications. Our integrated optical receiver includes a newly proposed CMOS-compatible spatially-modulated avalanche photodetector, which provides larger photodetection bandwidth than previously reported CMOS-compati...

متن کامل

A bandwidth adjustable integrated optical receiver with an on-chip silicon avalanche photodetector

A bandwidth adjustable integrated optical receiver having an on-chip silicon avalanche photodetector is realized with standard 0.25-μm silicon-germanium bipolar complementary metal-oxidesemiconductor technology for optical interconnect applications. With the controllable capacitive degeneration technique, the optical receiver bandwidth can be adjusted for the best bit error rate performance.

متن کامل

DesignCon 2009 Analysis of Random Noise and the Effect of Band-Limited Noise on Stressed-Eye Receiver Tolerance Tests

High rate serial-data technologies require that receivers be tested under the stress of calibrated levels of Gaussian Random Jitter (RJ) and/or voltage noise. Every standard assumes that noise follows a Gaussian distribution with a white frequency spectrum. Several emerging standards require that stress signals used to test receivers be filtered, PCI Express Gen 2 requires two separately filter...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2009